Volume 43 Issue 9
Oct.  2014
Turn off MathJax
Article Contents

Chen Guoqiang, Zhang Junling, Wang Pan, Zhou Jie, Gao Lei, Ding Ruijun. Design of digital ROIC for HgCdTe e-APD FPA[J]. Infrared and Laser Engineering, 2014, 43(9): 2798-2804.
Citation: Chen Guoqiang, Zhang Junling, Wang Pan, Zhou Jie, Gao Lei, Ding Ruijun. Design of digital ROIC for HgCdTe e-APD FPA[J]. Infrared and Laser Engineering, 2014, 43(9): 2798-2804.

Design of digital ROIC for HgCdTe e-APD FPA

  • Received Date: 2014-01-05
  • Rev Recd Date: 2014-02-10
  • Publish Date: 2014-09-25
  • HgCdTe electron injection avalanche photodiodes(e-APDs) work in linear mode. A weak optical current signal is amplified orders of magnitude due to the internal avalanche mechanism. The design of digital ROIC with a column-shared ADC for cooled (77 K) hybrid e-APDs FPA was presented in this paper. Sigma-delta conversion was a promising solution for high-performance and medium size FPA as 128 128. A multistage noise shaping (MASH) 2 -1 single bit architecture sigma-delta ADC with switched-capacitor circuits was designed for column-shared ADC. A cascaded integrator-comb (CIC) filter was designed as the digital decimator filter. The circuit was implemented in the GLOBALFOUNDRIES 0.35 m CMOS process on the basis of a 100 m pixel pitch. A quantization noise subtraction circuit in modulator was designed to subtract the quantization noise of first-stage modulator. The register word length of the filter in each stage was carefully dimensioned in order to minimize the required hardware. Furthermore, the digital filters operate with a reduced supply voltage to 1.5 V. Simulation results showed that the sigma-delta conversion achieved the resolution higher than 13 bits and 2.4 mW power consumption per ADC at 7.7 k Samples/s rate.
  • [1] Cova S, Ghioni M, Lotito A, et al. Evolution and prospects for single-photon avalanche diodes and quenching circuits[J].Journal of Modern Optics, 2004, 51(9): 1267-1288.
    [2]
    [3]
    [4] Das B, Liu F, Alfano R, et al. Time-resolved fluorescence andphoton migration studies in biomedical and model randommedia[J]. Reports on Progress in Physics, 1997, 60: 227.
    [5]
    [6] Cova S, Zappa F, Tosi A, et al. Avalanche diodes andcircuits for infrared photon counting and timing: Retrospectand prospect[C]//LEOS Summer Topical Meetings, 2006: 7-8.
    [7] Williams G M, Compton M A, Huntington A S, et al. High-speed photon counting with linear-mode APD receivers [C]//Proceedings of SPIE, 2009, 7320: 732012.
    [8]
    [9] Gwladys P, Olivier G, Jacques B, et al. Gain and dark currentcharacteristics of planar HgCdTe avalanche photo diodes [J].Journal of Electronic Materials, 2007, 36, 8.
    [10]
    [11] Johnson J F, Lomheim T S. Focal-Plane signal and noisemodel-CTIA ROIC [J]. IEEE Transactions on ElectronDevices, 2009, 56: 11.
    [12]
    [13] Johan Rothman, Gwladys Perrais, Borniol De, et al. HgCdTeAPD-focal plane array development at CEA leti-minatec [C]//SPIE, 2008, 6940: 69402N.
    [14]
    [15]
    [16] Eugene B Hogenauer. An economial class of digital filtersfor decimation and interpolation [J]. IEEE Transactionson Acoustics Speech and Signal Processing, 1981, 29: 2.
    [17] Guellec F, Villard P, Ritgab F, et al. Sigma-delta column-wise A/D conversion for cooled ROIC [C]//Proceedings ofSPIE, 2007, 6542: 65423N-1.
  • 加载中
通讯作者: 陈斌, bchen63@163.com
  • 1. 

    沈阳化工大学材料科学与工程学院 沈阳 110142

  1. 本站搜索
  2. 百度学术搜索
  3. 万方数据库搜索
  4. CNKI搜索

Article Metrics

Article views(993) PDF downloads(207) Cited by()

Related
Proportional views

Design of digital ROIC for HgCdTe e-APD FPA

  • 1. Key Laboratory of Infrared Imaging Materials and Detectors,Shanghai Institute of Technical Physics,Chinese Academy of Sciences,Shanghai 200083,China;
  • 2. University of Chinese Academy of Sciences,Beijing 100049,China

Abstract: HgCdTe electron injection avalanche photodiodes(e-APDs) work in linear mode. A weak optical current signal is amplified orders of magnitude due to the internal avalanche mechanism. The design of digital ROIC with a column-shared ADC for cooled (77 K) hybrid e-APDs FPA was presented in this paper. Sigma-delta conversion was a promising solution for high-performance and medium size FPA as 128 128. A multistage noise shaping (MASH) 2 -1 single bit architecture sigma-delta ADC with switched-capacitor circuits was designed for column-shared ADC. A cascaded integrator-comb (CIC) filter was designed as the digital decimator filter. The circuit was implemented in the GLOBALFOUNDRIES 0.35 m CMOS process on the basis of a 100 m pixel pitch. A quantization noise subtraction circuit in modulator was designed to subtract the quantization noise of first-stage modulator. The register word length of the filter in each stage was carefully dimensioned in order to minimize the required hardware. Furthermore, the digital filters operate with a reduced supply voltage to 1.5 V. Simulation results showed that the sigma-delta conversion achieved the resolution higher than 13 bits and 2.4 mW power consumption per ADC at 7.7 k Samples/s rate.

Reference (17)

Catalog

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return