Volume 44 Issue 6
Aug.  2015
Turn off MathJax
Article Contents

Gao Lei, Zhai Yongcheng, Liang Qinghua, Jiang Dazhao, Ding Ruijun. IRFPA ROIC integrated digital output[J]. Infrared and Laser Engineering, 2015, 44(6): 1686-1691.
Citation: Gao Lei, Zhai Yongcheng, Liang Qinghua, Jiang Dazhao, Ding Ruijun. IRFPA ROIC integrated digital output[J]. Infrared and Laser Engineering, 2015, 44(6): 1686-1691.

IRFPA ROIC integrated digital output

  • Received Date: 2014-10-14
  • Rev Recd Date: 2014-11-23
  • Publish Date: 2015-06-25
  • In order to achieve infrared focal plane digital output, an IRFPA readout circuit integrated on-chip ADC was designed, including a 512512 cell array readout circuit and shared the successive approximation register analog to digital converters(SAR ADC). Unit readout circuit using direct injection (DI) structure as the input stage, the output signal was sent through the multiplexes to ADC. The comparator designed in successive approximation ADC was a high-speed comparator which consisted of the preamplifier, latches, self-biasing differential amplifiers and output drives. The digital to analog converter (DAC) used a three-stage structure which the charge scaling was combined of voltage scaling. Using the Cadence and Synopsys design platform for circuit's design, simulation and layout design. The circuit was taped out by GLOBALFOUNDRIES company using 0.35 m, 3.3 V CMOS process. Test results show the number of significant digits of ADC is 8.2 bit, converts frequency is 150 k Samples/s, power consumption less than 300 W and meet the needs of focal plane 100 frame rates as well as low power consumption.
  • [1] Fan Jinxiang, Yang Jianyu. Development trends of infrared imaging detecting technology[J]. Infrared and Laser Engineering, 2012, 41(12): 3145-3153. (in Chinese) 范晋祥, 杨建宇. 红外成像探测技术发展趋势分析[J]. 红外与激光工程, 2012, 41(12): 3145-3153.
    [2]
    [3] Pain B, Fossum E R. Approaches and analysis for on focal plane analog to digital conversion[C]//SPIE, 1994, 2226: 208-218.
    [4]
    [5] Zhu Hui, Li Yaoqiao, Chen Xinyu, et al. A design scheme of digital output for IRFPA[J]. Laser Infrared, 2007, 37: 997-1000. (in Chinese) 朱慧, 李尧桥, 陈新禹, 等. 一种红外焦平面的数字化输出设计方案[J]. 激光与红外, 2007, 37: 997-1000.
    [6]
    [7] Chen Guoqiang, Zhang Junling, Wang Pan, et al. Design of digital ROIC for HgCdTe e-APD FPA[J]. Infrared and Laser Engineering, 2014, 43(9):2798-2804. (in Chinese) 陈国强, 张君玲, 王攀, 等. 碲镉汞 e-APD 焦平面数字化读出电路设计[J]. 红外与激光工程, 2014, 43(9): 2798-2804.
    [8]
    [9]
    [10] Li Xinyi, Yao Suying, Zhao Yiqiang, et al. CMOS readout circuit for infrared focal plane array using self-bias current mirror[J]. Infrared and Laser Engineering, 2010, 39(2):201-205. (in Chinese) 李辛毅, 姚素英, 赵毅强, 等. 基于自偏置电流镜的 CMOS 红外焦平面读出电路[J]. 红外与激光工程, 2010, 39(2):201-205.
    [11] Liu Chuanming, Yao Libin. Study on digital readout circuit for infrared FPA detectors[J]. Infrared Technology, 2012, 34(3): 125-133. (in Chinese) 刘传明, 姚立斌. 红外焦平面探测器数字读出电路研究 [J]. 红外技术, 2012, 34(3): 125-133.
    [12]
    [13] Liu Xiaoyang, Ding Ruijun, Lu Wei, et al. A novel design of infrared focal plane array with digital read out interface[C]//SPIE, 2010, 7658: 765848.
    [14]
    [15] Allen P E, Holberg D R. CMOS模拟集成电路设计[M]. 2nd ed. 北京: 电子工业出版社, 2011: 392-397.
  • 加载中
通讯作者: 陈斌, bchen63@163.com
  • 1. 

    沈阳化工大学材料科学与工程学院 沈阳 110142

  1. 本站搜索
  2. 百度学术搜索
  3. 万方数据库搜索
  4. CNKI搜索

Article Metrics

Article views(536) PDF downloads(356) Cited by()

Related
Proportional views

IRFPA ROIC integrated digital output

  • 1. Key Laboratory of Infrared Imaging Materials and Detectors,Shanghai Institute of Technical Physics,Chinese Academy of Sciences,Shanghai 200083,China;
  • 2. University of Chinese Academy of Sciences,Beijing 100049,China

Abstract: In order to achieve infrared focal plane digital output, an IRFPA readout circuit integrated on-chip ADC was designed, including a 512512 cell array readout circuit and shared the successive approximation register analog to digital converters(SAR ADC). Unit readout circuit using direct injection (DI) structure as the input stage, the output signal was sent through the multiplexes to ADC. The comparator designed in successive approximation ADC was a high-speed comparator which consisted of the preamplifier, latches, self-biasing differential amplifiers and output drives. The digital to analog converter (DAC) used a three-stage structure which the charge scaling was combined of voltage scaling. Using the Cadence and Synopsys design platform for circuit's design, simulation and layout design. The circuit was taped out by GLOBALFOUNDRIES company using 0.35 m, 3.3 V CMOS process. Test results show the number of significant digits of ADC is 8.2 bit, converts frequency is 150 k Samples/s, power consumption less than 300 W and meet the needs of focal plane 100 frame rates as well as low power consumption.

Reference (15)

Catalog

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return